Accelerating Systems with Programmable Logic Comp.

A Hardware Verification Tutorial

May 4, 2020

Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se

Guest lecture

Mahdad Davari:

Custom Silicon Solutions at Ericsson

Wednesday May 6th, 10:15 – 12:00 (usual Zoom Meeting)

The projects

- Hardware is on the way to you, probably you will get it sometime this week. Let us know if you have not received it by May 13!
- Each package contains a return envelope, which you can use after the course to send back the boards
- We will introduce & start the project next week (email with more information to come)

Outline of this lecture

- Functional Verification, test benches
- SystemVerilog assertions
- Automated assertion checking: EBMC

• Lab 3

- Bounded Model Checking
- k-induction

Verifying Designs is Important ...

- Hardware is created that takes care of possibly critical functions
 - In particular in Embedded Systems
- Mistakes can be expensive
 - Intel's FDIV bug: ~1/2 billion \$
 (needed to recall defective processors)
- Rule of thumb: ~70% of development time is spent with verification (same for hardware as for software)

What can be done?

- Testing + Simulation (~90% of effort)
 - Hand-written test benches that exercise interesting scenarios
 As done in the labs! (standard, but not very scalable)
 - Constrained-random simulation
 Randomly generate inputs, but only those satisfying given constraints (standard in industry)

You have already seen this!

- In Vivado/Verilog:
 Test benches written in Verilog (often using unsynthesizable code)
- In Vivado HLS:
 Test benches written in C
- In Chisel:
 Test benches written in Scala (also using random testing)

Figure 15-1. Traditional Verification Flow




Figure 15-1. Traditional Verification Flow Architectural Modeling Design Specification Functional Test Plan Functional Verification Environment Test data is defined. In Constrained-Random DUT Created by 1 Simulation, represented Design Under Test - Simulated by Des by contraints and Verification Engi input distributions Analysis/Coverage Match with No **Expected Results** Yes Done 9/65

Figure 15-1. Traditional Verification Flow Architectural Modeling Design Specification Functional Test Plan Functional Verification Environment Test data is defined. In Constrained-Random - DUT Created by Simulation, represented Design Under Test - Simulated by Des by contraints and Verification Engi input distributions Analysis/Coverage Outputs are as expected? Match with → Data checkers **Expected Results** Protocols are followed? → Protocol checkers Yes Done 10/65

Figure 15-1. Traditional Verification Flow Architectural Modeling Design Specification Functional Test Plan Functional Verification Environment Test data is defined. In Constrained-Random - DUT Created by Simulation, represented Design Under Test - Simulated by Des by contraints and Verification Engi input distributions Analysis/Coverage Code coverage/ Outputs are as expected? Toggle coverage/ Match with → Data checkers Branch coverage/ **Expected Results** Protocols are followed? Functional coverage → Protocol checkers Yes Done 11/65

- Formal verification (~10% of effort)
 - Statically analyse all possible behaviours
 - Most rigorous way to develop systems
 - Main bottleneck today: needs properties/specifications: What is a system supposed to do?

Focus of this lecture

- Equivalence checking
 - Instance of formal verification

- Equivalence checking
 - Instance of formal verification
 - Vertically: check that synthesis/place/route preserves behaviour

What can be done?

Have seen something similar in HLS:

co-simulation is used to check conistency of C and RTL design

- Equivalence checking
 - Instance of formal verification
 - Vertically: check that synthesis/place/route preserves behaviour


- Equivalence checking
 - Instance of formal verification
 - Vertically: check that synthesis/place/route preserves behaviour
 - Horizontally: check that modifications of a component preserve behaviour

- Equivalence checking
 - Instance of formal verification
 - Vertically: check that synthesis/place/route preserves behaviour
 - Horizontally: check that modifications of a component preserve behaviour


Used when manually fixing/tuning the output of synthesis

- Equivalence checking
 - Instance of formal verification
 - Vertically: check that synthesis/place/route preserves behaviour
 - Horizontally: check that modifications of a component preserve behaviour

Both are extremely important in industry



Formal Functional Verification



Time-line: Methods in Hardware Verification

1980	Explicit-state model checking
1992	Symbolic model checking
1996	Analysis using abstraction
1999	Bounded model checking
2000	k-induction
2000	Counterexample-guided abstraction refinement
2003	Craig interpolation-based refinement

Incremental induction (IC3/PDR)

Examples 1

Observers/Monitors

- A module ReqM containing the asserted properties of a module M
- ReqM instantiates M
- ReqM has the same inputs as M
- Outputs of M become local wires in ReqM

Observers/Monitors (2)

```
module Max(input [7:0] a,
            input [7:0] b,
           output [7:0] m,
            input clk);
  assign m = a > b? a : b;
endmodule
module ReqMax(input [7:0] a,
               input [7:0] b,
               input clk);
  wire [7:0] m;
  Max max(a, b, m, clk);
  assert property (m == a \mid \mid m == b);
  always @(posedge clk) begin
    assert (m >= a \&\& m >= b);
  end
endmodule
```

The EBMC Tool

- A verification tool for Verilog designs
 - Bounded model checking
 - k-induction
 - Symbolic model checking
- Partial support for SystemVerilog assertions
- http://www.cprover.org/ebmc/
- Web interface: http://logicrunch.it.uu.se:4096/~wv/ebmc/

The EBMC Tool

- A verification tool for Verilog designs
 - Bounded model checking
 - k-induction
 - Symbolic model checking

- We will mostly focus on this!
- Partial support for SystemVerilog assertions
- http://www.cprover.org/ebmc/
- Web interface: http://logicrunch.it.uu.se:4096/~wv/ebmc/

What does "SUCCESS" mean?

- Intuitively:
 A mathematical proof has been found that given properties cannot be violated
 (but only up to the specified bound)
- Different from testing and simulation:
 - All possible inputs and scenarios have been considered
 - However: the assumption is made that compiler/synthesis/hardware are correct

What does "FAILURE" mean?

 For some inputs, an assertion violation can occur within the specified bounds

BMC vs k-Induction

- Bounded Model Checking only analyses system up to a certain bound
 - Here, k first cycles
- k-Induction tries to verify properties for any depth
 - But sometimes fails, and will then return UNKNOWN

More about both methods later

SystemVerilog Assertions

- assert: can be used in behavioural blocks, assert properties in specific cycles
- assert property: continuously assert some property ("concurrent assertion")
- assume property: continuously assume some property
- https://www.design-reuse.com/articles/10907/using-systemverilog-assertions-in-rtl-code.html

Difference between assume and assert?

 assume: what does a module assume about its environment?

 assert: which properties is a module supposed to satisfy?

Examples 2

Temporal requirements

- Examples so far are on the propositional level
- Interesting requirements often contain temporal aspects; their statements span multiple cycles of system execution

 SystemVerilog has temporal operators; more general stuff can be encoded

Examples 3

Temporal SystemVerilog Assertions

- A |=> B
 - Similar as implication | ->, but evaluate
 B in the next cycle
 - "non-overlapping"
- ##<n> A
 - Evaluate A n cycles in the future
 - (only partially supported by EBMC)
 - A |=> B is the same as A |-> ##1 B
- (assertions are always tied to a clock!)

More General Patterns of Temporal Reasoning

"x has happened"


"x never happens for more than y consecutive cycles"

"Since x happened, y has been true"

Safety vs. Liveness

- Different classes of requirements
- Safety:
 - "Something bad never happens."
- Liveness:
 - "Eventually, something good happens."
- Looking into the past, we can only express safety properties!
- (But bounded liveness can be done)

MultiStateSwitch



Properties

- R1: On1 and On2 are never true at the same time
- R2: If On2 is true, then On1 has been true sometime in the past
- **R3:** If On2 is true and the button is not released, On2 stays true

Rigorous Design

- Requirements are first formulated as text (in, say, English)
- Textual requirements are translated to formal expressions
- Formal requirements are put in an observer or monitor (similar to a test bench or stimulus)
- Correctness of design is checked using testing or model checking

From Text to Assertions

- Textual requirements often use patterns with commonly understood meaning
- But: text is not always unambiguous; writing good/precise requirements can be difficult

Common English patterns

English	Logic	SystemVerilog (similar for C)
A and B A but B	A & B	A & & B
A if B A when B A whenever B		
if A, then B A implies B A forces B		
only if A, B B only if A		
A precisely when B A if and only if B		
A or B either A or B		
A or B		

Ambiguous; to clarify, write "either A or B" or "A or B, or both"

Common English patterns

English	Logic	SystemVerilog (similar for C)
A and B A but B	A & B	A & & B
A if B A when B A whenever B	B => A	B -> A !B A
if A, then B A implies B A forces B	A => B	A -> B
only if A, B B only if A	B => A	B -> A
A precisely when B A if and only if B	A <=> B	A == B
A or B either A or B	A (+) B (exclusive or)	A != B
A or B	A v B (logical or)	A B

Ambiguous; to clarify, write "either A or B" or "A or B, or both"

Lab 3: Implementing & Verifying a Door Lock

Main techniques of EBMC

Bounded model checking

- Constraint solving to detect error traces/counterexamples
- Internally uses a SAT solver
- Standard technique when designing hardware

k-Induction

- Strong form of mathematical induction
- Prove that requirements hold

Bounded model checking

- Idea: search for bugs in programs/systems up to some depth; but otherwise reason fully precisely
- Tailored to showing reachability (e.g., finding bugs), not so much unreachability
- The workhorse of formal hardware verification

BMC Problem

Decide whether an error can be reached within the first k execution steps of a program/system.

AWARD

Most influential paper in the first 20 years of TACAS

Symbolic Model Checking without BDDs*

Armin Biere1, Alessandro Cimatti2, Edmund Clarke1, Yunshan Zhu1

Computer Science Department, Carnegie Mellon University
 5000 Forbes Avenue, Pittsburgh, PA 15213, U.S.A
 rmin, Biteze, Edmund, Calzek, Yunshan. Zhu Jêcs. cmu. edu
 istituto per la Ricerca Scientifica e Tecnologica (RST)
 vis Sommarive 18, 3005 Povo (TN), Italy
 cimatti@irst.itc.it

Abstract. Symbolic Model Chocking [3, 14] has groven to be a powerful technique for the verification of reactive systems. BDDs [2] have traditionally been used as a symbolic representation of the system. In this paper we show how boolean decision procedures, like Sillmarck's Method [16] or the Davis & Palmar Procedure [7] on a replace BDD. This nove telestique worlde the gases blow up of BDDs, generate countercamples on mathematic and sometimes speed up of BDDs, generate countercamples of mathematic length. We be verification in addition, of produces countercamples of mathematically the second of the control of the second of

Model checking [4] is a powerful technique for verifying reactive systems. Able to find subtle errors in real commercial designs, it is gaining wide industrial acceptance. Compared to other formal verification techniques (e.g. theorem proving) model checking is largely automatic.

In model checking, the specification is expressed in temporal logic and the sys In model checking, the specification is expressed in temporal logic and the sys-me is modeled as a faile state machine. For realitic designs, the number of states of the system can be very large and the explicit traversal of the state space becomes in-estable. Symbolic model checking [3, 14], with boolean encoding of the finite state machine, can handle more than 10⁴⁰ states. BDDs [2], a canonical form for boolean expressions, have traditionally been used as the underlying representation for symbolic model checkers [14]. Model checkers based on BDDs are usually able to handle sys-

April 8th 2014, Grenoble

W. R. Chewland I Strene Zuck Kuin leunen


By G of the Holle

ETAPS Test of Time Award 2017 (Awarded in the Uppsala Castle)



Bounded model checking

- Every Verilog design can be represented as a Boolean circuit/equation



Bounded model checking (2)

- We can duplicate the circuits to generate counterexamples for properties
- Let's say, we try to prove for the counter that
 "c is always less than 10"
 (does not hold)

Bounded model checking (3)

Generate k copies of the circuit:

$$c_{0} = 0$$

$$c_{0} = 0$$

$$c_{1} = c_{0} + 1$$

$$c_{2} = c_{1} + 1$$

$$c_{3} = c_{2} + 1$$

$$\vdots$$

$$c_{15} = c_{14} + 1$$

Bounded model checking (4)

Check whether new circuits imply property:

$$c_{0} = 0$$
 $c_{1} = c_{0} + 1$
 $c_{2} = c_{1} + 1$
 $c_{3} = c_{2} + 1$
 \vdots
 $c_{15} = c_{14} + 1$
 $c_{15} = 0$
 $c_{15} = 0$

 A SAT solver can check this quickly ... and produce a counterexample

Bounded model checking (5)

 Bounded model checking can often show very quickly that some requirement does not hold

- What if a requirement holds?
 - Second technique in EBMC: k-induction

What is *k*-induction?

Imagine Fibonacci numbers ...

$$f_0 = 0$$

$$f_1 = 1$$

$$f_2 = 1$$

$$\vdots$$

$$f_{i+2} = f_i + f_{i+1}$$

Let's prove that all Fibonacci numbers are non-negative:

$$\forall i. \ f_i \geq 0$$

$$f_0 = 0$$

$$f_1 = 1$$

$$f_2 = 1$$

$$\vdots$$

$$f_{i+2} = f_i + f_{i+1}$$

Proof using standard induction

- To show $\forall i. f_i \geq 0$ we prove:
 - Base case: $f_0 \ge 0$
 - Step case: $f_i \ge 0 \Rightarrow f_{i+1} \ge 0$

Proof using standard induction

- To show $\forall i. f_i \geq 0$ we prove:
 - Base case: $f_0 \ge 0$
 - Step case: $f_i \ge 0 \Rightarrow f_{i+1} \ge 0$

Does not work for Fibonacci numbers

Induction with two base cases (2-induction)

- To show $\forall i. f_i \geq 0$ we can also prove:
 - Two base cases:

$$f_0 \ge 0, \ f_1 \ge 0$$

"Simpler" step case:

$$f_i \geq 0 \land f_{i+1} \geq 0 \implies f_{i+2} \geq 0$$

Works for Fibonacci numbers!

k-Induction

- Generalises 2-induction to k base cases
- Can be used to verify properties/requirements P of sequential circuits!
 - **Base case:** prove that *P* holds in cycles 0, 1, 2, ..., (*k*-1)
 - Step case: assume that P holds in cycle i, i+1, i+2, ..., i+k-1, then prove that P also holds in cycle i+k

Non-inductive properties

 For some properties P, it can happen that step case fails, even though P always holds → P is not inductive


- E.g., $\forall i. f_i \ge 0$ is not inductive for k=1 (but for k=2)
- Some properties are not inductive for any k!

What to do in case of non-inductive properties?

- Method 1: strengthen the property P
 - verify not only P, but a stronger property P & Q

- Method 2: make the program to be verified more defensive
 - handle some cases that cannot actually occur
 - → EBMC might not be able to detect that the cases cannot occur

Exercise: back to the Traffic lights



System of two traffic lights, govering a junction of two (one-way) streets. In the default case, traffic light 1 is green, traffic light 2 is red. When a car is detected at traffic light 2 (the carSensor input), the system switches traffic light 1 to red, light 2 to green, waits some amount of time, and then switches back to the default situation.



Some Traffic light Properties

- For each traffic light, no red and green at the same time
- Some signal is always shown
- It cannot happen that the two traffic light are green at the same time

Further reading

- A. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu, 1999: "Symbolic Model Checking without BDDs"
- Sheeran, Singh, Stålmark, 2000: "Checking Safety Properties Using Induction and a SAT-Solver"